اطلاعیه

Collapse
No announcement yet.

darkhaste komak baraye barnameh nevisi Vhdl va 7128slc

Collapse
X
 
  • فیلتر
  • زمان
  • Show
Clear All
new posts

    darkhaste komak baraye barnameh nevisi Vhdl va 7128slc

    ba sallam

    bazam bebakhshid ke finglish minevisam

    man ye soal dashtam

    mikhastam pas az ye palsi mesli zir yek palse triger ijad konam

    albate khodam ye chizaei neveshtam to "functional" dorost javab mideh ama to modal "timing" quartus kharab mishe

    masalan

    vorudi
    ___________|---------------------------------------------------------------|______________________|-----------------------------------------|____________________
    khoruji
    __________________________________________________ _____|-----|______________________________________________|------|______________

    process(clock,output,q2,d,bout1)


    begin

    if bout1='0' then
    if q2='0' then
    output<='1';
    if clock'event and clock='1' then
    d<=d+1;
    end if;



    if d=3 then
    d<=3;
    q2<='1';
    output<='0';
    end if;
    end if;

    end if;
    if bout1='1' then
    d<=0;
    q2<='0';
    output<='0';
    end if;
    end process;

    dar hamija bayad az "wwre" ham be khatere komake pishineshun tashakor konam mersi

    rasti ye soale dige ham dashtam

    man porojeh sakhti ro bardashtam ke tu un az

    altera 7128slc-15

    estefadeh kardam ama nemidunam chera javab nemideh

    man baraye faal kardane in ic faghat be un vcc va ground va gloubal clock(2 Mhz) "paye 83"ro dadam va output enable va clear va clock dovom un ro chizi nadadam

    mishe begin karam doroste ya na ya in ke kar nakardane ic bekhatere chie????

    #2
    پاسخ : darkhaste komak baraye barnameh nevisi Vhdl va 7128slc

    bebakhshid
    :redface:
    bout1 :vorudi
    q2:signal contoroli
    output:khoruji
    clock:clock vorudi fpga

    دیدگاه

    لطفا صبر کنید...
    X