ورود به حساب ثبت نام جدید فراموشی کلمه عبور
برای ورود به حساب کاربری خود، نام کاربری و کلمه عبورتان را در زیر وارد کرده و روی «ورود به سایت» کلیک کنید.





اگر فرم ثبت نام برای شما نمایش داده نمی‌شود، اینجا را کلیک کنید.









اگر فرم بازیابی کلمه عبور برای شما نمایش داده نمی‌شود، اینجا را کلیک کنید.





کاربران برچسب زده شده

نمایش نتایج: از 1 به 5 از 5
  1. #1
    2006/12/21
    12
    0

    DACبوسیله اپمپ 741

    سلام
    من می خوام یک مدار DAC بااستفاده از اپمپ 741 بسازم . استادمون گفته ورودیش حتما باید از پرت پارالل کامپیوتر باشه . میتونید یک برنام برام بفرستید که این کار بکنه . DACمن 4 بیتی است .
  2. #2
    2005/08/30
    تبریز
    1,743
    22

    پاسخ : DACبوسیله اپمپ 741

    با سلام
    برای ساخت یک مبدل آنالوگ به دیجیتال با 741 شما می تونی از یک جمع کننده مثبت با 4 ورودی استفاده بکنی
    مشکل این مدار اینکه مقادیر مورد محاسبه اون درست نمیشه تهیه کرد
    یه مدار دیگه هم وجود داره که تقریبا یه حالت نردبانی برای ولتاژهای ورودی وجود داره
    دراین مدار بر اساس 1 و 0های ورودی جمع اونا رو توی خروجی می بینید

    شما برای برنامه کامپیوتر باید یه برنامه ای داشته باشی که بتونه از 0000 تا1111برات به صورت صعودی شمارش رو انجام بده
    البته اگه این برنامه سرعت شمارش قابل تنطیم باشه هم می تونی پارمتر سرعت ورودی و تاثیر اون رو خروجی رو مورد بررسی قرار بدی

    اگه خواستید مدار رو براتون می ذارم
    موفق باشی
  3. #3
    2005/08/30
    تبریز
    1,743
    22

    پاسخ : DACبوسیله اپمپ 741

    با سلام
    این نقشه هائیکه مد نظرم بود
    اولی

    The circuit to the right is a basic digital-to-analog (D to A) converter. It assumes a 4-bit binary number in Binary-Coded Decimal (BCD) format, using +5 volts as a logic 1 and 0 volts as a logic 0. It will convert the applied BCD number to a matching (inverted) output voltage. The digits 1, 2, 4, and 8 refer to the relative weights assigned to each input. Thus, 1 is the Least Significant Bit (LSB) of the input binary number, and 8 is the Most Significant Bit (MSB).

    If the input voltages are accurately 0 and +5 volts, then the "1" input will cause an output voltage of -5 × (4k/20k) = -5 × (1/5) = -1 volt whenever it is a logic 1. Similarly, the "2," "4," and "8" inputs will control output voltages of -2, -4, and -8 volts, respectively. As a result, the output voltage will take on one of 10 specific voltages, in accordance with the input BCD code.

    Unfortunately, there are several practical problems with this circuit. First, most digital logic gates do not accurately produce 0 and +5 volts at their outputs. Therefore, the resulting analog voltages will be close, but not really accurate. In addition, the different input resistors will load the digital circuit outputs differently, which will almost certainly result in different voltages being applied to the summer inputs.



    دومی (این یکی بهتره)


    The circuit above performs D to A conversion a little differently. Typically the inputs are driven by CMOS gates, which have low but equal resistance for both logic 0 and logic 1. Also, if we use the same logic levels, CMOS gates really do provide +5 and 0 volts for their logic levels.

    The input circuit is a remarkable design, known as an R-2R ladder network. It has several advantages over the basic summer circuit we saw first:

    1. Only two resistance values are used anywhere in the entire circuit. This means that only two values of precision resistance are needed, in a resistance ratio of 2:1. This requirement is easy to meet, and not especially expensive.
    2. The input resistance seen by each digital input is the same as for every other input. The actual impedance seen by each digital source gate is 3R. With a CMOS gate resistance of 200 ohms, we can use the very standard values of 10k and 20k for our resistors.
    3. The circuit is indefinitely extensible for binary numbers. Thus, if we use binary inputs instead of BCD, we can simply double the length of the ladder network for an 8-bit number (0 to 255) or double it again for a 16-bit number (0 to 65535). We only need to add two resistors for each additional binary input.
    4. The circuit lends itself to a non-inverting circuit configuration. Therefore we need not be concerned about intermediate inverters along the way. However, an inverting version can easily be configured if that is appropriate.

    One detail about this circuit: Even if the input ladder is extended, the output will remain within the same output voltage limits. Additional input bits will simply allow the output to be subdivided into smaller increments for finer resolution. This is equivalent to adding inputs with ever-larger resistance values (doubling the resistance value for each bit), but still using the same two resistance values in the extended ladder.

    The basic theory of the R-2R ladder network is actually quite simple. Current flowing through any input resistor (2R) encounters two possible paths at the far end. The effective resistances of both paths are the same (also 2R), so the incoming current splits equally along both paths. The half-current that flows back towards lower orders of magnitude does not reach the op amp, and therefore has no effect on the output voltage. The half that takes the path towards the op amp along the ladder can affect the output.

    The most significant bit (marked "8" in the figure) sends half of its current toward the op amp, so that half of the input current flows through that final 2R resistance and generates a voltage drop across it. This voltage drop (from bit "8" only) will be one-third of the logic 1 voltage level, or 5/3 = 1.667 volts. This is amplified by the op amp, as controlled by the feedback and input resistors connected to the "-" input. For the components shown, this gain will be 3 (see the page on non-inverting amplifiers). With a gain of 3, the amplifier output voltage for the "8" input will be 5/3 × 3 = 5 volts.

    The current from the "4" input will split in half in the same way. Then, the half going towards the op amp will encounter the junction from the "8" input. Again, this current "sees" two equal-resistance paths of 2R each, so it will split in half again. Thus, only a quarter of the current from the "4" will reach the op amp. Similarly, only 1/8 of the current from the "2" input will reach the op amp and be counted. This continues backwards for as many inputs as there are on the R-2R ladder structure.

    The maximum output voltage from this circuit will be one step of the least significant bit below 10 volts. Thus, an 8-bit ladder can produce output voltages up to 9.961 volts (255/256 × 10 volts). This is fine for many applications. If you have an application that requires a 0-9 volt output from a BCD input, you can easily scale the output upwards using an amplifier with a gain of 1.6 (8/5).



    موفق باشی
  4. #4
    2006/08/14
    378
    2

    پاسخ : DACبوسیله اپمپ 741

    دستورات متلب براي كار با پورت پارالل تو فروم هست، سرچ كني پيدا ميكنيش
    {خلاف قوانین - امضا ویرایش شد}
  5. #5
    2008/08/28
    شیراط
    1,091
    4

    پاسخ : DACبوسيله اپمپ 741

    سلام دوستان.
    ميشه توضيحات فارسي اين مطلب بالا رو بديد؟ اون مدار دومي مقاومت ها چنده؟
    ممنون
نمایش نتایج: از 1 به 5 از 5

کلمات کلیدی این موضوع

علاقه مندي ها (Bookmarks)

علاقه مندي ها (Bookmarks)

مجوز های ارسال و ویرایش

  • شما نمیتوانید موضوع جدیدی ارسال کنید
  • شما امکان ارسال پاسخ را ندارید
  • شما نمیتوانید فایل پیوست کنید.
  • شما نمیتوانید پست های خود را ویرایش کنید
  •